


### FEATURES


- Standard 7.5x5.0mm Surface Mount Footprint
- HCMOS/TTL Compatible
- Fundamental and 3<sup>rd</sup> Overtone Crystals
- Frequency Range 1.5 – 80 MHz
- Frequency Stability,  $\pm 32$  ppm for 20 Years
- +3.3Vdc or +5.0Vdc Operation
- Operating Temperature to  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Output Enable Standard
- Tape & Reel Packaging
- **RoHS/Green Compliant**

### DESCRIPTION

The CB3/CB3LV is a ceramic packaged Clock oscillator offering reduced size and enhanced stability. The small size means it is perfect for any application. The enhanced stability means it is the perfect choice for today's communications applications that require tight frequency control.



### ORDERING INFORMATION



Example Part Number: CB3LV-S4-32M7680 or CB3-S4-32M7680




ELECTRICAL CHARACTERISTICS

|                                    | PARAMETER  | SYMBOL               | CONDITIONS   | MIN  | TYP              | MAX                  | UNIT                 |    |
|------------------------------------|--|----------------------|--|--|------------------|----------------------|----------------------|----|
| Absolute Maximums                  | Maximum Supply Voltage                                       | $V_{CC}$             | -  | -0.5   | -                | 7.0                  | V                    |    |
|                                    | Storage Temperature  | $T_{STG}$            | -  | -55  | -                | 125                  | °C                   |    |
|                                    | Frequency Range  | $f_o$                | -  | 1.5  | -                | 80                   | MHz                  |    |
|                                    | Frequency Stability<br>(See Note 1 and Ordering Information) | $\Delta f/f_o$       | 20 Years   | -  | -                | 32                   | ± ppm                |    |
|                                    | Operating Temperature<br>Commercial<br>Industrial            | $T_A$                | -  | -20<br>-40   | 25               | 70<br>85             | °C                   |    |
| Electrical and Waveform Parameters | Supply Voltage<br>CB3<br>CB3LV                               | $V_{CC}$             | ± 10 %   | 4.5<br>3.0   | 5.0<br>3.3       | 5.5<br>3.6           | V                    |    |
|                                    | Supply Current<br>CB3<br>CB3LV                               | $I_{CC}$             | 1.5 MHz to 20 MHz<br>20.1 MHz to 80 MHz<br>1.5 MHz to 20 MHz<br>20.1 MHz to 80 MHz                       | $C_L=50pF$<br>$C_L=50pF$<br>$C_L=15pF$<br>$C_L=15pF$ | -<br>-<br>-<br>- | 10<br>30<br>7<br>20  | 25<br>50<br>12<br>40 | mA |
|                                    | Output Load  | $C_L$                | 1.5 MHz to 50 MHz<br>50.1 MHz to 80 MHz  | -<br>-   | -<br>-           | 50<br>30             | pF                   |    |
|                                    | Output Voltage Levels<br>Logic '1' Level                     | $V_{OH}$             | CMOS Load<br>10 TTL LOAD   | 0.9* $V_{CC}$<br>$V_{CC}-0.6V$                       | -                | -                    | -                    | V  |
|                                    | Logic '0' Level  | $V_{OL}$             | CMOS<br>TTL Load   | -  | -                | 0.1* $V_{CC}$<br>0.4 | -                    |    |
|                                    | Output Current<br>Logic '1' Level<br>Logic '0' Level         | $I_{OH}$<br>$I_{OL}$ | $V_{OH} = 3.9V/2.2V$<br>$V_{OL} = 0.4V$  | $V_{CC} = 4.5V/3.0V$<br>$V_{CC} = 4.5V/3.0V$         | -<br>-           | -<br>-               | -16/-8<br>+16/+8     | mA |
|                                    | Output Duty Cycle  | SYM                  | @ 50% Level  | 45   | -                | 55                   | %                    |    |
|                                    | Rise and Fall Time<br>CB3<br>CB3LV                           | $T_{R}$ , $T_{F}$    | @ 10% - 90% Levels<br>1.5 MHz to 20 MHz<br>20.1 MHz to 80 MHz<br>1.5 MHz to 20 MHz<br>20.1 MHz to 80 MHz | $C_L=50pF$<br>$C_L=50pF$<br>$C_L=15pF$<br>$C_L=15pF$ | -<br>-<br>-<br>- | 8<br>4<br>6<br>3     | 10<br>8<br>8<br>4    | ns |
|                                    | Start Up Time  | $T_S$                | Application of $V_{CC}$  | -  | -                | 10                   | ms                   |    |
|                                    | Enable Function<br>(See Note 2)                              |                      |  |  |                  |                      |                      |    |
|                                    | Enable Input Voltage<br>Disable Input Voltage                | $V_{IH}$<br>$V_{IL}$ | Pin 1 Logic '1', Output Enabled<br>Pin 1 Logic '0', Output Disabled                                      | 2.0  | -                | -                    | 0.8                  | V  |
|                                    | Enable Time<br>CB3<br>CB3LV                                  | $T_{PLZ}$            | Pin 1 Logic '1'  | -<br>-   | -<br>-           | 100<br>10            | ns<br>ms             |    |
|                                    | Phase Jitter   | tjms                 | Bandwidth 12 kHz - 20 MHz  | -  | -                | 1                    | ps RMS               |    |

Notes:

- Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 20 year aging at an average operating temperature of +40 °C.
- Reference CTS Application Note 014-0002-0.

**CMOS/TTL OUTPUT WAVEFORM**




DUTY CYCLE =  $t/T \times 100$  (%)

**ENABLE TRUTH TABLE**

| PIN 1     | PIN 3     |
|-----------|-----------|
| Logic '1' | Output    |
| Open      | Output    |
| Logic '0' | High Imp. |

**TEST CIRCUIT, CMOS LOAD**





**D.U.T. PIN ASSIGNMENTS**

| PIN | SYMBOL          | DESCRIPTION              |
|-----|-----------------|--------------------------|
| 1   | EOH             | Enable Input             |
| 2   | GND             | Circuit & Package Ground |
| 3   | Output          | RF Output                |
| 4   | V <sub>CC</sub> | Supply Voltage           |

**MECHANICAL SPECIFICATIONS**

**PACKAGE DRAWING**



**MARKING INFORMATION**


- \*\* - Manufacturing Site Code.
- XXMXXXX - Frequency marked with 4 significant digits after the 'M'.
- YYWW - Date code, YY - year, WW - week.
- 4 - Stratum IV Stability.
- T - Temperature code. (Reference Ordering Information.)
- V - Voltage code. 3 = 3.3V, 5 = 5.0V.

**NOTES**

- Termination pads (e4), barrier-plating is nickel (Ni) with gold (Au) flash plate.
- Reflow conditions per JEDEC J-STD-020.


Key:  $\frac{(\text{mm})}{\text{Inch}}$

**SUGGESTED SOLDER PAD GEOMETRY**




C<sub>BYPASS</sub> should be  $\geq 0.01 \mu\text{F}$ .

**SUGGESTED REFLOW PROFILE**



## TAPE AND REEL INFORMATION



Device quantity is 1,000 pieces per 180mm reel.

## ENVIRONMENTAL SPECIFICATIONS

|                                  |   |
|----------------------------------|---|
| Temperature Cycle:               | 400 cycles from $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ , 10 minute dwell at each temperature, 1 minute transfer time between temperatures. |
| Mechanical Shock:                | 1,500g's, 0.5mS duration, $\frac{1}{2}$ sinewave, 3 shocks each direction along 3 mutually perpendicular planes (18 total shocks).                  |
| Sinusoidal Vibration:            | 0.06 inches double amplitude, 10 to 55 Hz and 20g's, 55 to 2,000 Hz, 3 cycles each in 3 mutually perpendicular planes (9 times total).              |
| Gross Leak:                      | No leak shall appear while immersed in an FC40 or equivalent liquid at $+125^{\circ}\text{C}$ for 20 seconds.                                       |
| Fine Leak:                       | Mass spectrometer leak rates less than $2 \times 10^{-8}$ ATM cc/sec air equivalent.  |
| Resistance to Solder Heat:       | Product must survive 3 reflows of $+260^{\circ}\text{C}$ peak, 10 seconds maximum.  |
| High Temperature Operating Bias: | 2,000 hours at $+125^{\circ}\text{C}$ , maximum bias, disregarding frequency shift.   |
| Frequency Aging:                 | 1,000 hours at $+85^{\circ}\text{C}$ , full bias, less than $\pm 5$ ppm shift.  |
| Moisture Sensitivity Level:      | Level 1 per JEDEC J-STD-020.  |

## QUALITY AND RELIABILITY

Quality systems meet or exceed the requirements of ISO 9000:2000 standards.